IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

◆IEEE

Membership   Publications/Services   Standards   Conferences   Careers/Jobs

IEEE Xplore®
RELEASE 1.4

Welcome
United States Patent and Trademark Office

Help   FAQ   Terms   IEEE Peer Review | **Quick Links** ▼ |

» Se:

Welcome to IEEE Xplore®

O- Home
O- What Can
    I Access?
O- Log-out

Tables of Contents

O- Journals
    & Magazines
O- Conference
    Proceedings
O- Standards

Search

O- By Author
O- Basic
O- Advanced

Member Services

O- Join IEEE
O- Establish IEEE
    Web Account
O- Access the
    IEEE Member
    Digital Library

O- Access the
    IEEE Enterprise
    File Cabinet

Your search matched **0** of **1053485** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enter new one in the text box.

| memory and chalcogenide<and>vertical transistor | | Search |

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine   **CNF** = Conference   **STD** = Standard

Results:
No documents matched your query.

🖨 Print Format

h   eee   e eee   g e ch e ch e   e   e   ch c ge   e   c   e

Refine Search

Search Results -

Terms	Documents
L18 and "vertical transistor"	1

Database:

```
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins
```

Search:

```
L19
```

Refine Search

Recall Text Clear Interrupt

Search History

DATE: Wednesday, July 21, 2004   Printable Copy   Create Case

Set Name	Query	Hit Count	Set Name
side by side			result set
	DB=USPT; PLUR=YES; OP=OR		
L19	L18 and "vertical transistor"	1	L19
L18	L2 and (antimony or tellurium)	28	L18
	DB=TDBD; PLUR=YES; OP=OR		
L17	L16	0	L17
	DB=DWPI; PLUR=YES; OP=OR		
L16	L15	0	L16
	DB=JPAB; PLUR=YES; OP=OR		
L15	L14	0	L15
	DB=EPAB; PLUR=YES; OP=OR		
L14	L13	0	L14
	DB=PGPB; PLUR=YES; OP=OR		
L13	L12	0	L13
	DB=USOC; PLUR=YES; OP=OR		
L12	L11	0	L12

h   e b   b   cg b   e e ch

DB=USPT; PLUR=YES; OP=OR

| L11 | L10 and "vertical transistor" | 0 | L11 |
| L10 | memory and chalcognide | 4 | L10 |

DB=TDBD; PLUR=YES; OP=OR

| L9 | L8 | 0 | L9 |

DB=DWPI; PLUR=YES; OP=OR

| L8 | L7 | 0 | L8 |

DB=JPAB; PLUR=YES; OP=OR

| L7 | L6 | 0 | L7 |

DB=EPAB; PLUR=YES; OP=OR

| L6 | L5 | 0 | L6 |

DB=PGPB; PLUR=YES; OP=OR

| L5 | L4 | 0 | L5 |

DB=USOC; PLUR=YES; OP=OR

| L4 | L3 | 0 | L4 |

DB=USPT; PLUR=YES; OP=OR

L3	L2 and "vertical transistor"	2	L3
L2	"first wiring" and "second wiring" and memory	931	L2
L1	6740921	1	L1

END OF SEARCH HISTORY

h   e b   b cg b   e e ch